Test Coverage: What Does It Mean When a Board Test Passes?

نویسندگان

  • Kathy Hird
  • Kenneth P. Parker
  • Bill Follis
چکیده

1 Abstract Characterizing board test coverage as a percentage of devices or nodes having tests does not accurately portray coverage, especially in a limited access testing environment that today includes a variety of diverse testing approaches from visual and penetrative inspection to classical In-Circuit test. A better depiction of test coverage is achieved by developing a list of potential defects referred to as the defect universe, where the capabilities of the chosen test strategy are not considered in development of this defect list. Coverage is measured by grading the capabilities of each test process against the defect universe. The defect universe is defined to be meaningful to the bulk of the electronics industry and to provide a consistent framework for coverage metrics and comparisons.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Recursive Learning: An Attractive Alternative to the Decision Tree for Test Genration in Digital Circuits

Editorial Board Pattern Sensitivity in MOS Memories p. 2 Diagnostic Testing of MOS Random Access Memories p. 6 Testing Semiconductor Memories p. 11 What Is Necessary for Testing "ROMs" and "PROMs"? p. 26 Microprocessor Function Test Generation on the Sentry 600 p. 32 A Tutorial Paper on Software Approaches to Testing of Microprocessor Systems p. 41 Can a User Test LSI Microprocessors Effectivel...

متن کامل

Board Test Is NOT Mature

The question is whether “Board Testing has become stagnant” as an ITC topic. The implication is that the board test community has nothing new to invent, report or say that would be of use to the ITC community at large, and board test engineers in particular. This leads to the charge that ITC is really only an IC testing conference. While I must accept the fact that the IC content of ITC is much...

متن کامل

ASIC jeopardy-diagnosing without a FAB

Proceed 1089-35 IC diagnosis is the process of finding the defect causing a failure at IC test. But what do you do when you have a bad ASIC that does not fail IC test? When you are a systems manufacturer, this puts the quality of your products in jeopardy. Here is the all too common scenario. A board or system test fails, and an ASIC has been diagnosed as being faulty. It has been sent back to ...

متن کامل

Sensitivity Analysis of Critical Parameters in Board Test

IN DESIGNING COMPLEX, highperformance boards, the designer must make several decisions: What surface-mount-technology (SMT) process should I use? What test escape rate is tolerable for custom ASICs (application-specific integrated circuits)? Is IEEE Std 1149.1 boundary scan necessary? What levels of board test coverage are best? If the designer failsto optimize these fundamental parameters of b...

متن کامل

Panel: "Board Test and ITC: What Does the Future Hold?"

The International Test Conference is becoming a chip-centric event. This is what you might expect to be told. And if you ask which conference a board test engineer should attend in order to get information about innovation in the field of board test, the answer may be: there are several exhibitions dealing with electronic manufacturing, there you can find what you are looking for. Unfortunately...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002